Announcement I received about an invited talk at my building, since my group is part of the Galician Network of High Performance Computing (R-GHPC2). I guess the talk will be given in english -- at our meetings we usually find a common ground between english, spanish, galician and portuguese.
Thursday, June 30th of 2011, 12:00 PM
Room 3, Wing B, ground floor of the Experimental Sciences building, University of Vigo
This talk is supported by the Galician Network of high Performance Computing.
PS: In a previous communication, the address was "Room S4, Wing C, 2º floor" but there should be no problem since they are very near.
Thursday, June 30th of 2011, 12:00 PM
Room 3, Wing B, ground floor of the Experimental Sciences building, University of Vigo
Fine-grain parallelism of MrBayes on multi- and many-core architectures
Frederico Pratas, from the Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento (INESC-ID), Lisboa, Portugal
Frederico Pratas, from the Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento (INESC-ID), Lisboa, Portugal
Currently, we are facing a situation where applications exhibit increasing computational demands. In particular, we observe a considerable increase of complexity in algorithms due to both the increasing amounts of data available for analysis (e.g., genomic databases) and the need for more accurate and precise results (e.g., more complex particle interaction models). In this talk we address how MrBayes, a bioinformatics application that performs Bayesian inference of phylogenetic trees, can benefit from modern multi- and many-core computing architectures. We focus on exploiting fine-grain parallelism by distributing the evaluation of the conditional likelihoods (cl). Namely, we use different types of architectures: General-purpose Processors, Graphics Processing Units (GPU) and Cell Broadband Engine (Cell/BE). Besides, reconfigurable hardware can also be used as a very efficient co-processing solution to accelerate this type of applications. Therefore, we also consider the design steps and implementation of MrBayes on Field Programable Gate Arrays (FPGAs). Overall the results show that, although we can efficiently accelerate the computation of cl on GPUs and FPGAs due to their characteristics, there are still important constraints related with the access to the data in the main memory, which incurs in huge overheads. The general-purpose processors show the best results in terms of speedup.
This talk is supported by the Galician Network of high Performance Computing.
PS: In a previous communication, the address was "Room S4, Wing C, 2º floor" but there should be no problem since they are very near.
No comments:
Post a Comment
Before writing, please read carefully my policy for comments. Some comments may be deleted.
Please do not include links to commercial or unrelated sites in your comment or signature, or I'll flag it as SPAM.